Abstract-In this paper, we propose a new memristorbased crossbar array architecture, where a single memristor array and constant-term circuit are used to represent both plus-polarity and minus-polarity matrices. This is different from the previous crossbar array architecture which has two memristor arrays to represent plus-polarity and minus-polarity connection matrices, respectively. The proposed crossbar architecture is tested and verified to have the same performance with the previous crossbar architecture for applications of character recognition. For areal density, however, the proposed crossbar architecture is twice better than the previous architecture, because only single memristor array is used instead of two crossbar arrays. Moreover, the power consumption of the proposed architecture can be smaller by 48% than the previous one because the number of memristors in the proposed crossbar architecture is reduced to half compared to the previous crossbar architecture. From the high areal density and high energy efficiency, we can know that this newly proposed crossbar array architecture is very suitable to various applications of analog neuromorphic computing that demand high areal density and low energy consumption.
I. INTRODUCTION
As high performance computation is demanded increasingly, the conventional von Neumann architecture becomes less efficient in terms of energy consumption, compared to biological systems such as human brains [1] . To overcome the limitation of von Neumann architecture, neuromorphic systems that can mimic the capabilities of biological perception and information processing have gained more attention since C. Mead introduced the term "neuromorphic engineering" in his pioneering work [2] .
For implementing neuromorphic systems, various research activities that are based on CPUs, GPUs, FPGAs, analog circuits, memory circuits, etc. have been carried out both in academia and industry [3] [4] [5] [6] [7] [8] [9] [10] . Among them, simple crossbar array architecture has been one of strong candidates for promising neuromorphic architectures, because crossbar architecture can be made with high density and low cost [11] .
In realizing crossbar array for neuromorphic systems, nano-scale two-terminal device such as memristors that can emulate synaptic plasticity with high energy efficiency can be a critical element [12, 13] . Memristors mathematically predicted by Leon O. Chua in 1971 as the fourth basic circuit element [14] were experimentally found in 2008 [15] . Since the first prediction of memristors, they have been thought as potential candidate that can mimic various synaptic functions of biological neural systems [12] . This is because memristors can be integrated with 3-D array that may be as dense as neuronal array in human brains [11] . In addition, memristors that can store analog values are useful in representing synaptic weights to emulate synaptic plasticity [12] .
There are several ways that mimic synaptic behavior of human brains using CMOS-memristor hybrid circuits [16] [17] [18] [19] [20] . One simple example of the CMOS-memristor hybrid circuits for emulating the synaptic plasticity was proposed by Hui Wang et al. [17] , where the artificial synapse was implemented by combining one transistor (1T) with one memristor (1M). Here, the transistor (1T) is used as a selecting device that can choose a specific memristor to be programmed [17] . In the 1T-1M synaptic circuit, the array density is decided by transistor's area not by memristor's area. Thus it seems difficult to realize high-density of 1T-1M array because selection devices such as transistors occupy much larger area than memristors [17] . In addition, in terms of 3-D integration, the 1T-1M array is thought to be more difficult to be stacked layer by layer compared to the passive memristor array that is composed of only passive memristors without any selection devices [17] .
A crossbar array that is made of only passive memristors without any selection devices such as diodes and transistors was proposed and analyzed by Miao Hu et al. [20] . They used two memristor crossbar arrays that represent plus-polarity and minus-polarity connection matrices, respectively, for performing matrix-vector multiplication that is the most frequent operation in neuromorphic computing [1, 2] .
In this paper, to improve energy efficiency and areal density better than the previous memristor-based crossbar architecture [20] , we propose new crossbar array architecture, where both plus-polarity and minus-polarity connection matrices can be realized by single crossbar array and simple constant-term circuit. The new memristor-based neuromorphic architecture with only single crossbar array instead of two crossbar arrays can improve the areal density of crossbar array nearly double. Moreover, the energy efficiency can be better by 48% compared to the previous memristor-based crossbar architecture [21] . Fig. 1(a) shows a simple diagram of neural network with synapse array, in which the input neurons are connected to the output neurons through the synaptic network. Fig. 1(b) shows a conceptual diagram of the previous crossbar architecture of analog neuromorphic computing systems containing both plus-polarity and minus-polarity connection matrices that are represented by the crossbar array of M + (g+ j,k ) and M -(g -j,k ), respectively [20] . Here g The detailed schematic of memristor-based crossbar arrays of plus-polarity and minus-polarity connection matrices is shown in Fig. 2 
II. NEW MEMRISTOR-BASED CROSSBAR ARRAY
where V R V g and
If we assume that R 6 =R 4 , R 3 =R 5 , and R 1 =R 2 , we can obtain:
Each V IN,j is multiplied by a coefficient defined by ( )
Assuming that R F1 =R F2 and combining Eq. (4) with Eq. (3), the following Eq. (5) can be obtained as follows.
is defined by the synaptic weight of the jth row and kth column, w j,k , we can rewrite Eq. (5) with Eq. (6).
, ,
Here M j,k is memristance value between the jth row and the kth column. By keeping R B to be constant, the synaptic weight, w j,k can be decided by the programmable memristance, M j,k and the feedback 
III. SIMULATION RESULTS
Training of the Memistor-Based Crossbar Array
The chip-in-the-loop algorithm is used to train the circuit variables in Fig. 3 [19, 22] . The conceptual diagram of the chip-in-the-loop learning algorithm is shown in Fig. 4 . Here w j,k is the weighting value associated with the jth input and kth output. t k is the target value of output. V O,k is the kth output. h is the learning rate. D is a set of training examples. V IN,j is the jth input. According to the chip-in-the-loop algorithm, the target network is learned on the host computer. All the outputs of memristor-based crossbar array are stored in the host computer's memory. Dw j,k is calculated using the equation shown in Fig. 4 . w j,k is updated by Dw j,k until E d becomes smaller than the predetermined error value.
Application of Character Recognition
The proposed memristor crossbar architecture demonstrated in Fig. 3 is tested for the application of character recognition. Fig. 5(a) shows an image of alphabet 'D' that is composed of 8x8 black-and-white pixels. Similarly, we can have the images of the other characters such as 'A', 'B', 'C', etc. To recognize 26 alphabet characters, the memristor crossbar array is designed to have 26 columns that are corresponding to the alphabet characters from 'A' to 'Z', respectively. Each column of the crossbar array is applied by 64 rows that are given by 64 input voltages, respectively. The 64 input voltages are obtained from 8x8 pixels of the character to be recognized. Let us try to recognize the character 'D', as shown in Fig. 5(a) . Before recognizing 'D', the proposed crossbar array in Fig. 3 should be trained to recognize all character images. The memristance values are trained by the chip-in-the-loop learning algorithm that is shown in Fig. 4 . Fig. 5(c) shows the simulation result of character recognition for the previous crossbar array architecture that is shown in Fig. 2 . From this Fig. 5(c) , we can see that the output voltage of the 4 th column, V O,4 in the previous crossbar array, is activated for the input vector of character 'D'. In Fig. 5 (c), we tested the input vectors from the character 'A' to the character 'Z' to the previous crossbar architecture in Fig. 2 . The simulation result of the proposed new crossbar architecture is shown in Fig. 5(d the memristor-CMOS hybrid circuits are simulated by SPECTRE using the memristor's Verilog-A model [23] and the CMOS model parameters which were given by SAMSUNG 0.13-mm process technology.
In Fig. 6 , we compared the power consumption between the previous crossbar architecture in Fig. 2 and the proposed crossbar architecture in Fig. 3 in recognizing 26 alphabet characters from 'A' to 'Z'. The power consumption of the proposed crossbar is 0.5211 mW in average for 26 characters. This power consumption is smaller by 48% than the power consumption of the previous architecture that consumes 1 .0098 mW. The smaller amount of power consumption in the proposed crossbar in Fig. 3 is mainly due to the fact that only single crossbar array is used instead of two arrays in Fig. 2 .
V. CONCLUSIONS
In this paper, we proposed the new memristor-based crossbar architecture with the single crossbar array and the constant-term circuit of 1/R B . This is different from the previous crossbar architecture that has two M + (g + j, k ) and M -(g -j, k ) arrays representing the positive and negative connection matrices. The proposed crossbar architecture was tested and verified to have the same performance with the previous crossbar architecture for the application of character recognition. For the areal density, the proposed crossbar architecture can have double density than the previous architecture, because single array is used instead of two arrays. Moreover, the power consumption of the proposed architecture can be smaller by 48% than the previous one because the number of memristors in the proposed crossbar architecture is only half smaller than the previous crossbar. From this high areal density and high energy efficiency, we can know that the newly proposed crossbar architecture is very suitable to various applications of analog neuromorphic computing that demand high areal density and high energy efficiency. The previous crossbar architecture in Fig. 2 The proposed crossbar architecture in Fig. 3 
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